Designing fault-tolerant techniques for SRAM-Based FPGAs
![Thumbnail](/bitstream/handle/10183/27593/000447567.pdf.jpg?sequence=3&isAllowed=y)
View/ Open
Date
2004Author
Type
In
IEEE design and test of computers. Vol. 21, n.6 (Nov./Dec. 2004), p. 552-562
Source
Foreign
Collections
-
Journal Articles (39330)Engineering (2403)
-
Journal Articles (39330)Exact and Earth Sciences (5974)
This item is licensed under a Creative Commons License
![](/themes/Mirage2Novo//images/lume/cc.png)