Listar Microelectrónica por tema "Timing constraints"
Mostrando ítems 1-1 de 1
-
Tackling the drawbacks of a lagrangian relaxation based discrete gate sizing algorithm
(2018) [Tesis de maestría]The shrink of the devices sizes allows the number of transistors in the integrated circuits to grow, leading to an increase in the leakage power. The discrete gate sizing technique consists in assigning each gate of the ...