A high-rate fastbus silicon strip readout system

Thumbnail
Visualizar/abrir
Data
1990
Autor
Tipo
URI
http://hdl.handle.net/10183/27639
Assunto
Abstract
This paper describes a synchronous silicon S ~rePado ut system capable of zero deadtime readout at average trigger rates in excess of 1 MHz. The system is implemented in FASTBUS, uses pipelining techniques, and includes p6nt-Wpoint fiberoptic data links to transmit detector digital data. Semi-custom ASIC chips are used to amplify, discriminate, and logically combine track data before encoding. This paper describes the overall system, each major FASTBUS module, and the functional aspects of the   ... 
This paper describes a synchronous silicon S ~rePado ut system capable of zero deadtime readout at average trigger rates in excess of 1 MHz. The system is implemented in FASTBUS, uses pipelining techniques, and includes p6nt-Wpoint fiberoptic data links to transmit detector digital data. Semi-custom ASIC chips are used to amplify, discriminate, and logically combine track data before encoding. This paper describes the overall system, each major FASTBUS module, and the functional aspects of the ASIC chips.  ... 
Contido em
IEEE Transactions on Nuclear Science. New York. Vol. 37, no. 2 (Apr. 1990), p. 342-346
Origem
Estrangeiro
Coleções
 
   

Este item está licenciado na Creative Commons License