Navegação por Assunto "Critical delay estimation"
Resultados 1-1 de 1
-
Functional timing analysis of VLSI circuits containing complex gates
(2000) [Tese]The recent advances in CMOS technology have allowed for the fabrication of transistors with submicronic dimensions, making possible the integration of tens of millions devices in a single chip that can be used to build ...