Hardware-assisted thread and data mapping in hierarchical multi-core architectures
dc.contributor.author | Cruz, Eduardo Henrique Molina da | pt_BR |
dc.contributor.author | Diener, Matthias | pt_BR |
dc.contributor.author | Pilla, Laercio Lima | pt_BR |
dc.contributor.author | Navaux, Philippe Olivier Alexandre | pt_BR |
dc.date.accessioned | 2018-02-02T02:24:55Z | pt_BR |
dc.date.issued | 2016 | pt_BR |
dc.identifier.issn | 1544-3566 | pt_BR |
dc.identifier.uri | http://hdl.handle.net/10183/172363 | pt_BR |
dc.description.abstract | The performance and energy efficiency of modern architectures depend on memory locality, which can be improved by thread and data mappings considering the memory access behavior of parallel applications. In this paper, we propose IPM, a mechanism that analyzes the memory access behavior using information about the time the entry of each page resides in the Translation Lookaside Buffer (TLB). It provides very accurate information with a very low overhead. We present experimental results with simulation and real machines, with average performance improvements of 13.7% and energy savings of 4.4%, which come from reductions in cache misses and interconnection traffic. | en |
dc.format.mimetype | application/pdf | pt_BR |
dc.language.iso | eng | pt_BR |
dc.relation.ispartof | Acm Transactions on Architecture and Code Optimization. New York. Vol. 13 no. 3 (Set. 2016) p. 1-25 | pt_BR |
dc.rights | Open Access | en |
dc.subject | Memoria : Computadores | pt_BR |
dc.title | Hardware-assisted thread and data mapping in hierarchical multi-core architectures | pt_BR |
dc.type | Artigo de periódico | pt_BR |
dc.identifier.nrb | 001044321 | pt_BR |
dc.type.origin | Estrangeiro | pt_BR |
Este item está licenciado na Creative Commons License
-
Artigos de Periódicos (39077)Ciências Exatas e da Terra (5943)