Improving analytical delay modeling for CMOS inverters
Fecha
2015Materia
Abstract
Analytical methods for gate delay estimation are very useful to speedup timing analysis of digital integrated circuits. This work presents a novel approach to analytically estimate the CMOS inverter delay. The proposed method considers the influence of input slope, output load and I/O coupling capacitance, as well as relevant effects such as channel length modulation and drain induced barrier lowering. Experimental results are on good agreement with HSPICE simulations, showing significant accur ...
Analytical methods for gate delay estimation are very useful to speedup timing analysis of digital integrated circuits. This work presents a novel approach to analytically estimate the CMOS inverter delay. The proposed method considers the influence of input slope, output load and I/O coupling capacitance, as well as relevant effects such as channel length modulation and drain induced barrier lowering. Experimental results are on good agreement with HSPICE simulations, showing significant accuracy improvement compared to published related work. The delay model error has an average value of 3%, and the worst case error is smaller than 10%. ...
En
Journal of integrated circuits and systems. Porto Alegre. Vol. 10, no. 2 (Aug. 2015), p. 123-134
Origen
Nacional
Colecciones
-
Artículos de Periódicos (39301)Ciencias Exactas y Naturales (5974)
Este ítem está licenciado en la Creative Commons License
![](/themes/Mirage2Novo//images/lume/cc.png)