Exact lower bound for the number of switches in series to implement a combinational logic cell
![Thumbnail](/bitstream/handle/10183/1259/000526563.pdf.jpg?sequence=3&isAllowed=y)
View/ Open
Date
2006Subject
In
South Symposium on Microelectronics (21. : 2006 maio : Porto Alegre). Proceedings. Porto Alegre : Instituto de Informática da UFRGS, 2006.
Source
National
Collections
-
Exact and Earth Sciences (5183)
This item is licensed under a Creative Commons License
![](/themes/Mirage2Novo//images/lume/cc.png)