Browsing by Subject "Trace-level reuse"
Now showing items 1-1 of 1
-
A reconfigurable array for superscalar processors
(2014) [Work completion of graduation]The performance of microprocessors is closely related to their ability to exploit the parallelism from applications. The superscalar model has long been the state-of-the-industry microarchitectural paradigm for exploiting ...