Timing and power consumption in high-speed very deep sub-micron on-chip interconnects

View/Open
Date
2006
Author
Type
URI
http://hdl.handle.net/10183/273451
Subject
In
Journal of integrated circuits and systems. Porto Alegre. Vol. 1, no 4 (Dec. 2006), p. 25-36
Source
National
Collections
 
   

This item is licensed under a Creative Commons License